
2004 Microchip Technology Inc.
DS30491C-page 13
PIC18F6585/8585/6680/8680
PORTA is a bidirectional I/O port.
RA0/AN0
RA0
AN0
24
34
30
I/O
I
TTL
Analog
Digital I/O.
Analog input 0.
RA1/AN1
RA1
AN1
23
33
29
I/O
I
TTL
Analog
Digital I/O.
Analog input 1.
RA2/AN2/VREF-
RA2
AN2
VREF-
22
32
28
I/O
I
TTL
Analog
Digital I/O.
Analog input 2.
A/D reference voltage (Low) input.
RA3/AN3/VREF+
RA3
AN3
VREF+
21
31
27
I/O
I
TTL
Analog
Digital I/O.
Analog input 3.
A/D reference voltage (High) input.
RA4/T0CKI
RA4
T0CKI
28
39
34
I/O
I
ST/OD
ST
Digital I/O – Open-drain when
configured as output.
Timer0 external clock input.
RA5/AN4/LVDIN
RA5
AN4
LVDIN
27
38
33
I/O
I
TTL
Analog
Digital I/O.
Analog input 4.
Low-voltage detect input.
RA6
See the OSC2/CLKO/RA6 pin.
TABLE 1-2:
PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
Pin
Type
Buffer
Type
Description
PIC18F6X8X PIC18F8X8X
TQFP PLCC
TQFP
Legend: TTL
= TTL compatible input
CMOS
= CMOS compatible input or output
ST
= Schmitt Trigger input with CMOS levels
Analog = Analog input
I
= Input
O
= Output
P
= Power
OD
= Open-Drain (no P diode to VDD)
Note 1:
Alternate assignment for CCP2 in all operating modes except Microcontroller – applies to PIC18F8X8X only.
2:
Default assignment when CCP2MX is set.
3:
External memory interface functions are only available on PIC18F8X8X devices.
4:
CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is
multiplexed with either RB3 or RC1.
5:
PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.
6:
PSP is available in Microcontroller mode only.
7:
On PIC18F8X8X devices, these pins can be multiplexed with RH7/RH6 by changing the ECCPMX
configuration bit.